
2007 Microchip Technology Inc.
Advance Information
DS41308A-page 5
PIC16F72X
FIGURE 4:
44-PIN QFN (8X8 MM) PACKAGE DIAGRAM FOR PIC16F724/727
10
11
2
3
4
5
6
1
18
19
20
21
22
12
13
14
15
38
8
7
44
43
42
41
40
39
16
17
29
30
31
32
33
23
24
25
26
27
28
36
34
35
9
37
V
RE
F
/A
N3/
R
A
3
AN2
/RA2
AN1
/RA1
SS
(2
) /A
N0/
R
A
0
V
PP
/M
CLR
/RE
3
CCP2
(1
) /A
N9/
R
B
3
IC
SPDA
T
/R
B7
IC
SPCL
K
/R
B6
T1
G
/AN1
3
/RB5
AN1
1
/R
B4
NC
RC6
/T
X/CK
RC5
/S
DO
RC4
/S
DI
/SDA
RD3
RD2
RD1
RD0
RC3
/S
CK/SCL
RC2
/CCP
1
RC1
/T
1
O
SI/CCP2
(1
)
R
C
0
/T
1O
S
O/T
1C
K
I
RA6/OSC2/CLKO
RA7/OSC1/CLKI
VSS
NC
VDD
RE2/AN7
RE1/AN6
RE0/AN5
RA5/AN4/SS
(2)/VCAP
RA4/T0CKI
DT/RX/RC7
RD4
RD5
RD6
RD7
VSS
VDD
INT/AN12/RB0
AN10/RB1
AN8/RB2
QFN
PIC
1
6F7
24/
727
Note 1:
CCP2 pin location may be selected as RB3 or RC1.
2: SS pin location may be selected as RA5 or RA0.